北京航空航天大学论坛

 找回密码
 注册
查看: 57723|回复: 0

[全职招聘] VIATelecom ASIC Engineer

[复制链接]
发表于 2014-12-17 14:50:14 | 显示全部楼层 |阅读模式
[Responsibilities]
1、Composing function/logic specification from datasheet or industry standard.
2、Listing test item from function/logic specification; Making test plan according test item.
3、Composing testcase/testcode based on test plan.
4、Logic implementation based on function/logic specification.
[Requirements]
1、Knowledge of ASIC design including: Logic implementation using Verilog HDL; Basic knowledge of Logic synthesis and Timing analysis; Basic knowledge of ASIC/FPGA design flow.
2、Experience in writing C.
3、Good spoken and written English skills.
4、Careful observer with an orderly mind; Strong self-study capability.
5、The following items are plus:
a) Experience in FPGA implementation
b) Knowledge of multimedia, such as MPEG video/audio, image process, graphic process, etc
c) Be familiar with System Verilog and UVM
d) Be familiar with ISP
6、M.S/degree in Computer Science, Electrical engineering, Automation, Communication.

简历接收邮箱:recruit-bj@via-telecom.com,,请注明应聘职位
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机访问本页请
扫描左边二维码
         本网站声明
本网站所有内容为网友上传,若存在版权问题或是相关责任请联系站长!
站长电话:0898-66661599    站长联系QQ:7123767   
         站长微信:7123767
请扫描右边二维码
www.jtche.com

Archiver|手机版|小黑屋|北京航空航天大学论坛 ( 渝ICP备17000839号-5 )

GMT+8, 2024-4-18 19:32 , Processed in 0.021818 second(s), 17 queries .

Powered by 校园招聘信息

© 2001-2020 北京航空航天大学论坛校园招聘

快速回复 返回顶部 返回列表